



Tentative

TFT LCD Tentative Specification

MODEL NO.: V460H1 - L09

Approved By	TV Product Marketing & Management Div						
Approved By	Chao-Chun Chung						
Reviewed By	QA Dept.	Product Development Div.					
Tioviowed by	Hsin-Nan Chen	WT Lin					

Prepared By	LCD TV Marketing and Product Management Div				
	Josh Chi	Steven Tu			





Tentative

CONTENTS -

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTE 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	ERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		14
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		15
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		25
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		29
8. DEFINITION OF LABELS		33
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		35
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 SAFETY STANDARDS		38
11. MECHANICAL CHARACTERISTICS		39





Tentative

REVISION HISTORY

		_	1	
Version	Date	Page (New)	Section	Description
Ver 0.0	Nov. 25,'09	All	All	Tentative Specification was first issued.



Tentative

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460H1-L09 is a 46" TFT Liquid Crystal Display module with 14-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit /color). The inverter for backlight is built-in.

1.2 FEATURES

- High brightness (450nits)
- High contrast ratio (6000:1)
- Fast response time (Gray to Gray average 6.5 ms)
- High color saturation (72% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle: Super MVA technology

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1018.08(H) x 572.67(V) (46" diagonal)	mm	(1)
Bezel Opening Area	1024.4(H) x 579.2(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.17675(H) x 0.53025(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%) Hardness (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note	
	Horizontal (H)	-	1083	-	mm		
Module Size	Vertical (V)	-	627	-	mm	(1), (2)	
	Depth (D)	-	51.2	-	mm		
Weight		-	TBD	-	g	-	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V460H1

Tentative

Note (2) Module Depth does not include connectors.

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol		Va	lue	Unit	Note	
item			Min.	Max.	Offic		
Storage Temperature	T _{ST}		-20	+60	ºC	(1)	
Operating Ambient Temperature	T _{OP}		0	50	ºC	(1), (2)	
Shock (Non-Operating)	S _{NOP}	X, Y axis	-	50	G	(3), (5)	
Shock (Non-Operating)		Z axis	-	35	G	(3), (5)	
Vibration (Non-Operating)	V _{NOP}		-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.









Tentative

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
nem	Syllibol	Min.	Max.	Offic	Note	
Power Supply Voltage	V _{CC}	-0.3	13.5	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Lamp Voltage	V _W	_	3000	V_{RMS}	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.



Tentative

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$


Parameter		Symbol		Value	Unit	Note		
		Syllibol	Min.	Тур.	Max.	Ullit	Note	
Power Su	pply Voltage		V _{cc}	10.8	12	13.2	V	(1)
Rush Curr	rent		I _{RUSH}	_	_	1.9	Α	(2)
		White Pattern		_	0.5	_	Α	
Power Su	pply Current	Black Pattern	I _{cc}	_	0.49	_	Α	(3)
		Horizontal Stripe		_	1.2	1.47	А	>
	Differential Inp Voltage	out High Threshold	V_{LVTH}	+100	_		mV	
LVDS Interface	Differential Inp Voltage	Differential Input Low Threshold		_	_	-100	mV	(4)
morrado	Common Inpu	ıt Voltage	V_{CM}	1.0	1.2	1.4	V	(')
	Differential in	out voltage	V _{ID}	200		600	ohm	
	Terminating Resistor		R_T	-	100	-		
CMOS	Input High Th	Input High Threshold Voltage		2.7		3.3	V	
interface	Input Low Thr	eshold Voltage	V _{IL}	0	_	0.7	V	

Note (1) The module should be always operated within the above ranges.




Tentative


Note (2) Measurement condition:



Vcc rising time is 470us









Tentative

Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta = 25 \pm 2 $^{\circ}$ C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The LVDS input characteristics are as follows:





Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V460H1 - L09

Tentative

3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Doromotor	Cumbal		Value	Linit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	V_L	-	1100	-	V_{RMS}	-
Lamp Current	ΙL	9.7	10.2	10.7	mA_RMS	(1)
Lamp Turn On Voltage	Vs	-	-	1820	V_{RMS}	(2), Ta = 0 ^o C
Lamp rum on voltage	v _S	-	-	1650	V_{RMS}	(2), Ta = 25 ^o C
Operating Frequency	F_L	30	-	80	KHz	(3)
Lamp Life Time	L_BL	50,000	-	-	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)


		•	,			
Parameter	Symbol		Value	Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Total Power Consumption	P ₂₅₅	-	155	TBD	V	(6)
Power Supply Voltage	V_{BL}	22.8	24	25.2	V	
Power Supply Current	I _{BL}	-	6.46	TBD	Arms	No Dimming
Input Ripple Noise	-	-	-	912	kHz	
Oscillating Frequency	Fw	37	40	43	mA	H.V (5)
Dimming frequency	F _B	150	160	170	Hz	Dimming frequency
Minimum Duty Ratio	D _{MIN}	-	20	-	%	Minimum Duty Ratio

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and $I_L = 9.7 \sim 10.7 \text{mArms}$.
- Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 46" backlight unit under input voltage 24V, average lamp current 10.5 mA and lighting 30 minutes later.





Tentative







Tentative

3.2.3 INVERTER INTERFACE CHARACTERISTICS

.			Test		Value			Niete	
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	\/	_	2.0	_	5.0	V		
On/Off Control Voltage	OFF	V_{BLON}	_	0	_	0.8	V		
Internal PWM Control	MAX	\/	_	2.85	3.0	3.15	٧	Maximum duty ratio	
Voltage	MIN	V_{IPWM}			0		V	Minimum duty ratio	
External PWM Control	Ξ	V_{EPWM}		2.0	_	5.0	V	Duty on	
Voltage	LO	V EPWM		0	_	0.8	V	Duty off	
Status Signal	H	Status		3.0	3.3	3.6	٧	Normal	
Status Signal	LO LO			0	_	0.8	٧	Abnormal	
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V _{BL}	
VBL Falling Time		Tf1	_	30	_	_	ms	1076-9076 V BL	
Control Signal Rising Tir	ne	Tr	_	_	_	100	ms		
Control Signal Falling Tir	me	Tf	_	_	_	100	ms		
PWM Signal Rising Time)	T_{PWMR}	_	_	-	50	us		
PWM Signal Falling Time	9	T_{PWMF}	_	_	_	50	us		
nput impedance		R _{IN}	_	1	(-)		ΜΩ		
PWM Delay Time		T_PWM	_	100) –	ms		
BLON Delay Time	•	Ton	_	300			ms		
DLON Delay Tille		T _{on1}	-	300) –	_	ms		
BLON Off Time		T _{off}		300		_	ms		


- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL





Tentative








Tentative

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







Tentative

5 .INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module

<u> </u>	I TFT LCD N	viodule	
Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	,
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(5)
8	N.C.	No Connection	(2)
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(7)
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	(7)
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(7)
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	(7)
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	(7)
18	GND	Ground	()
19	OCLK-	Odd pixel Negative LVDS differential clock input	(7)
20	OCLK+	Odd pixel Positive LVDS differential clock input	(7)
21	GND	Ground	(1)
22	ORX3-		(7)
		Odd pixel Negative LVDS differential data input. Channel 3	(7)
23	ORX3+ N.C.	Odd pixel Positive LVDS differential data input. Channel 3 No Connection	• • •
24			(2)
25	N.C.	No Connection	(2)
26	GND	Ground	
27	GND	Ground	(7)
28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(7)
29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	(7)
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(7)
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	(7)
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	(7)
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(7)
36	ECLK+	Even pixel Positive LVDS differential clock input.	(7)
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)
48	VCC	Power input (+12V)	\ - /
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	




Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V460H1 - L09

Tentative

31 VOO TOWER INPUT (+12V)

Note (1) LVDS connector pin orderdefined as follows



Note (2) Reserved for internal use. Please leave it open.

Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.


Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




Note (6) ODSEL signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)





Tentative



Notes (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.





Tentative


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN2-CN8: CP042EP1MFB-LF (Cvilux)

Pin	Name	Description	Wire Color
1	HV	High Voltage	Blue
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042EP1MFB-LF, manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux)







Tentative

5.3 INVERTER UNIT

CN1: CI0114M1ER0-LA (Cvilux) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V) Abnormal(GND)
12	E_PWM	External PWM Control Signal
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.

Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.

Note (3) Pin 12 and Pin 13 can't open in the same period.

CN2~CN8: CP042EP1MFB-LF (Cvilux)


Pin №	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage





Tentative

5.4 BLOCK DIAGRAM OF INTERFACE







Tentative

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal DCLK : Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.






Tentative

5.5 LVDS INTERFACE


 $VESA\ LVDS\ format\ :\ (SELLVDS\ pin=L\ or\ OPEN)$



 $\label{eq:JEDIALVDS} \textbf{JEDIALVDS format}: (SELLVDS pin=H)$



Tentative



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".



Tentative

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	Data Signal Color Red Green Blue																								
Color				D.F.		-	Б0	D4	Б0	07	00	0.5		reer		0.4	00	D-7	l D0	D.			Б0	l D 4	D0
	Black	R7	R6	R5	R4 0	R3	R2	R1 0	R0 0	G7 0	G6 0	G5 0	G4 0	G3 0	G2 0	G1 0	G0 0	B7	B6 0	B5 0	B4 0	B3 0	B2 0	B1 0	B0 0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1			1	1	1	1	1	1	i	1	1	1	1	1	
Colors	Magenta	1	1	1	1	1	1	1	1	0	1 0	1	0			-	0	1	1	1		-			
	Yellow	1		1	1	1	1	1	1	1	1	1	1	0 1	0	0 1	1	0	0	0	1 0	1	1	1	1
	White			-	1	-		_		- 1	-		-	-		-	-	No.	1000	- 100	-		_	_	0
		1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0 ,	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	1	:	:	:	1		1	1	:	:	:	:					:	:	:	:		1	:	:
Of	: D - 1 (050)	;	;	:		:	•	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:
Red	Red (253)	1]	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)]]	1	1]	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:					:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	: \			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Tentative

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

	0 1							
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/Tc)	60	74.25	80	MHz		
LVDS	Input cycle to cycle jitter	T _{rcl}	-200	_	200	ps	(3)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	_	F _{clkin} +2%	MHz	(4)	
	Spread spectrum modulation frequency				200	KHz	(4)	
LVDS	Setup Time	Tlvsu	600	l	- (ps	(E)	
Receiver Data	Hold Time	Tlvhd	600	-	1-	ps	(5)	
	Frame Rate	F _{r5}	47	50	53	Hz	(6)	
Vertical	Trame riate	F _{r6}	57	60	63	Hz	(0)	
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb	
Active Display	Display	Thd	960	960	960	Tc	_	
Term	Blank	Thb	90	140	190	Tc	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:

Fclkin(max)
$$\geq$$
 Fr6 \times Tv \times Th

$$F_{r5} \times Tv \times Th \ge F_{clkin(min)}$$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:







Tentative

INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$






Global LCD Panel Exchange Center


Issued Date: Nov. 25, 2009 Model No.: V460H1 - L09 **Tentative**

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6): (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information




Tentative

6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.



Tentative

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V_{CC}	12V	V		
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"		
Lamp Current	I_L	12.0±0.5	mA		
Oscillating Frequency (Inverter)	F _W	40±3	KHz		
Vertical Frame Rate	Fr	60	Hz		

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		4500	6000	1	-	Note (2)
Response Tim	е	Gray to gray		-	6.5	12	ms	Note (3)
Center Lumina	nce of White	L _C		360	450	-	cd/ m ²	Note (4)
White Variation	า	δW		-	-	1.3	-	Note (7)
Cross Talk		CT		-	-	4	%	Note (5)
	Red	Rx	θ_x =0°, θ_Y =0° Viewing angle at		TBD		-	
Color Green	rica	Ry	normal direction		TBD		-	Note (6)
	Groon	Gx			TBD		-	
	Green	Gy		Typ 0.03	TBD	Typ.+	-	
	Blue	Bx			TBD		-	
	Bido	By			TBD		-	
	White	Wx			0.280		-	
		Wy			0.290		-	
	Color Gamut			70	72	-	%	NTSC
	Horizontal	θ_x +		80	88	-		
Viewing	Honzontai	θ_{x} -	0.00	80	88	-	Dog	Noto (1)
Angle	Vertical	θ_{Y} +	CR≥20	80	88	1	Deg.	Note (1)
	vertical	θ _Y -		80	88	-		




Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V460H1 Tentative

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0,63,127,191,255 to each other.



Issued Date: Nov. 25, 2009 Model No.: V460H1 - L09 **Tentative**

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point.

 $L_C = L(5)$, where L(x) is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

(a)


Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.








Issued Date: Nov. 25, 2009 Model No.: V460H1 - L09 **Tentative**

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$









Tentative

8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.








(a) Model Name: V460H-L09

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



(d) Production Location:XXXX, for example:TAIWAN or CHINA.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

33



Tentative


Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, ...etc.









9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 3 LCD TV modules / 1 Box
- (2) Box dimensions: 1144(L)x 266(W)x 725(H)mm
- (3) Weight: approximately 45Kg (3 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method





Tentative









Tentative

Sea / Land Transportation (40ft HQ Container)




Figure.9-2 packing method



Tentative

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
	UL	UL 60950-1: 2003
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-03
	СВ	IEC 60950-1:2001
	UL	UL 60065: 2003
Audio/Video Apparatus	cUL	CAN/CSA C22.2 No.60065-03
	СВ	IEC 60065:2001

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.




Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V<u>460H1 - L09</u>

Tentative

11. MECHANICAL CHARACTERISTIC






Global LCD Panel Exchange Center

Issued Date: Nov. 25, 2009 Model No.: V<u>460H1 - L09</u>

Tentative





Tentative



